Killexams.com 000-086 real questions | Pass4sure 000-086 real questions |

Pass4sure 000-086 dumps | Killexams.com 000-086 actual questions | http://heckeronline.de/

000-086 System x elevated Performance Servers(R) Technical support V4

Study sheperd Prepared by Killexams.com IBM Dumps Experts


Killexams.com 000-086 Dumps and actual Questions

100% actual Questions - Exam Pass Guarantee with elevated Marks - Just Memorize the Answers



000-086 exam Dumps Source : System x elevated Performance Servers(R) Technical support V4

Test Code : 000-086
Test denomination : System x elevated Performance Servers(R) Technical support V4
Vendor denomination : IBM
real questions : 43 actual Questions

Get proper information and examine with the 000-086 actual questions and Dumps!
The killexams.com dump is simple to recognize and enough to keep together for the 000-086 exam. No other test material I used along side the Dumps. My heartfelt artery to you for growing such an noticeably powerful, simple dump for the hardexam. I in no artery thought I ought to skip this exam without hardship with nonexistent tries. You people made it choose place. I answered 76 questions maximum efficaciously in the actual exam. thanks for imparting me an modern product.


need to-the-factor expertise modern day 000-086 subjects!
I am no longer a fan of on-line braindumps, due to the fact they may breathe often posted via irresponsible oldsters thatmisinform you into gaining lore of belongings you dont want and lacking subjects that you really want to understand. Not killexams.com. This agency affords truly convincing questions answers that capitalize you procure via your exam schooling. That is how I passed 000-086 exam. First time, First I trusted loose on line stuff and i failed. I were given killexams.com 000-086 exam simulator - and that i passed. That is the most effectual evidence I want. Thanks killexams.com crew.


That became first-firstexcellent! I were given actual exam questions cutting-edge 000-086 examination.
just passed the 000-086 exam with this braindump. i can affirm that it is 99% convincing and includes entire this years updates. I handiest got 2 question wrong, so very excited and relieved.


That was Awesome! I got actual exam questions of 000-086 exam.
I handed this exam with killexams.com and fill these days acquired my 000-086 certificates. I did entire my certifications with killexams.com, so I cant examine what its dote to choose an exam with/without it. yet, the reality that I preserve coming again for his or her bundles indicates that Im lucky with this exam solution. i really dote being able to exercise on my pc, in theconsolation of my domestic, specifically when the extensive majority of the questions performing at the exam are exactly the same what you noticed in your trying out engine at domestic. artery to killexams.com, I got up to the professionalstage. I am not inevitable whether or not sick breathe transferring up any time quickly, as I seem to breathe blissful wherein im. thank you Killexams.


Just depend on this 000-086 actual question source.
My denomination is Suman Kumar. I fill got 89.25% in 000-086 exam after getting your study materials. Thanks for providing this kind of useful study material as the explanations to the answers are very good. Thank you killexams.com for the excellent question bank. The qualified thing about this question bank is the circumstantial answers. It helps me to understand the concept and mathematical calculations.


I necessity latest dumps of 000-086 exam.
We necessity to learn ways to choose their thoughts just the equal manner, they pick out their garments everyday. that is the power they can habitat.Having said that If they want to execute matters in their life, they must warfare difficult to comprehend entire its powers. I did so and worked difficult on killexams.com to find out awesome position in 000-086 exam with the capitalize of killexams.com that proved very energetic and exceptional program to find out favored function in 000-086 exam.It turned into a faultless program to manufacture my life relaxed.


wherein am i able to locate 000-086 trendy dumps questions?
I purchased 000-086 training % and handed the exam. No problems in any respect, the entirety is precisely as they promise. spotless exam enjoy, no problems to report. Thanks.


Do you want trendy dumps trendy 000-086 examination, it's far right place?
i was approximately to give up exam 000-086 because I wasnt confident in whether or not i would pass or not. With just a week ultimate I decided to exchange to killexams.com actual questions for my exam education. in no artery concept that the subjects that I had constantly flee away from might breathe so much fun to test; its smooth and quick manner of getting to the factors made my coaching lot less difficult. entire artery to killexams.com actual questions , I by no means concept i would skip my exam but I did pass with flying colors.


Benefits of 000-086 certification.
I could certainly deal with 93% marks in the long flee of the exam, as numerous questions fill been dote the adviser for me. much favored to the killexams. I had a weight from workplace to chop up the exam 000-086. however, i used to bestressed over taking a decent making plans in slight time. At that point, the killexams.com actual questions aide confirmed up as a providence for me, with its simple and quick replies.


Very simple to procure certified in 000-086 exam with this study guide.
In case you want extreme satisfactory 000-086 dumps, then killexams.com is the final desire and your best solution. It givesincredible and notable check dumps which i am epigram with full self warranty. I normally notion that 000-086 dumps are of no uses however killexams.com proved me wrong due to the fact the dumps supplied by using them had been of excellent employ and helped me marks excessive. In case you are demanding for 000-086 dumps as nicely, you then necessity not to worry and breathe fragment of killexams.


IBM System x elevated Performance

IBM researchers boost a pair of low-vigour, excessive-efficiency computing device imaginative and prescient systems | killexams.com actual Questions and Pass4sure dumps

computer studying algorithms fill better through leaps and bounds in simultaneous years. State-of-the-artwork methods like fb’s, as an instance, can educate image classification algorithms in an hour with out sacrificing accuracy. however a lot of them are educated on excessive-end machines with powerful GPUs, and as the cyber web of issues (IoT) business moves towards aspect computing, there’s transforming into claim for low-energy synthetic intelligence (AI) fashions with low overhead.

Promising analysis out of IBM lays the groundwork for a lot greater effectual algorithms. on the 2018 convention on computer imaginative and prescient and pattern awareness in Salt Lake metropolis, Utah this week, analysis scientists from the company are offering two papers that deal with graphic classification.

BlockDrop

the primary, titled “BlockDrop: Dynamic Interference Paths in Residual Networks,” builds on Microsoft’s work on residual networks that became published in 2015. Residual networks (ResNets for brief) interpose identification connections between the layers in the neural community, permitting them to learn incremental, or residual, representations in the course of practicing.

IBM BlockDrop

IBM takes this concept one step additional. Scientists brought a lightweight secondary neural community — mentioned within the paper as a “coverage network” — that dynamically dropped residual blocks in a pre-knowledgeable ResNet. To breathe inevitable the efficiency advantageous properties didn’t Come at the can pervade of precision, the coverage network turned into educated to manufacture employ of a minimal number of blocks and to hold focus accuracy.

“commonly speakme, if you add more layers to a model, that you can enhance its accuracy, however you raise the computational charge,” IBM analysis manager Rogerio Feris instructed VentureBeat in a telephone interview. “One challenge with most present fashions these days is that you fill one-size-fits-all networks where the equal computation is applied to entire photos. [Our] device allocates supplies greater effectively and [can] accurately establish a picture.”

BlockDrop accelerated photograph classification by 20 percent on ordinary, and by means of as plenty as 36 p.c in obvious cases, entire while maintaining seventy six.four percent accuracy — the equal as the scan’s control.

improving stereo vision

The 2nd paper, “A Low energy, elevated Throughput, full event-primarily based Stereo equipment,” tackled one more hardship in photograph processing: stereo vision.

IBM Stereo

As IBM researcher Alexander Andreopoulos explained, human eyes are centimeters apart from each and every other and espy the realm from a bit of diverse views. The mind’s visible cortex seamlessly merges pictures from both eyes into one, allowing us to perceive depth, however two-digital camera robotics programs fill a more challenging time reconciling the disparity.

“within the case of laptop vision, camera lenses fill abnormalities, and this results in noise and complicates the problem,” Andreopoulos talked about.

The researcher’s solution: a device working on IBM’s TrueNorth neuromorphic chips, which fill a enormously parallelized structure optimized for laptop getting to know fashions. the employ of a cluster of 9 processors, a pair of event-primarily based cameras (cameras that simplest snap an image once they notice action), and a desktop that disbursed computations to the aforementioned chips, the algorithms captured and processed four hundred (as much as a highest of 2,000) disparity maps per 2nd.

using event-based cameras greatly reduce down on bandwidth and energy usage, Andreopoulos defined. “Stereo algorithms fill been round for over 30 years, but most of these systems … employ an vigorous routine to sensing the realm. Ours uses a passive strategy.”

IBM Research

Above: Depth counsel of scene mapped through IBM’s gadget.

photo credit: IBM

normal, the system validated a 200 times development in terms of vigour per pixel per disparity map compared to state-of-the-artwork methods with extreme framerate cameras.

The consequences grasp covenant for robotics techniques that depend on low-power, low-latency depth tips to navigate the world, Andreopoulos observed. “[I imagine] it getting used in accomplice robots for the elderly … [that] tender some variety of mobility guidance.”


IBM Bets $2B looking for 1000X AI Hardware efficiency extend | killexams.com actual Questions and Pass4sure dumps

For now, AI techniques are commonly desktop learning-primarily based and “slim” – effectual as they are by nowadays’s standards, they’re constrained to performing a number of, narrowly-defined tasks. AI of the next decade will leverage the enhanced energy of deep gaining lore of and revolve into broader, solving a stronger array of extra advanced problems. moreover, the typical-aim applied sciences used these days for AI deployments will breathe replaced with the aid of a expertise stack that’s AI-specific and exponentially quicker – and it’s going to choose a lot of money.

IBM’s Mukesh Khare

in search of to choose heart stage in AI’s unfolding, IBM – in combination with long island state and several technology heavies – is investing $2 billion within the IBM research AI Hardware center, focused on setting up next technology AI silicon, networking and manufacturing in an application to, IBM noted, bring 1,000x AI efficiency effectivity development over the subsequent decade.

“today, AI’s ever-increasing sophistication is pushing the boundaries of the trade’s existing hardware methods as clients learn more methods to comprise various sources of statistics from the area, cyber web of issues, and greater,” stated Mukesh Khare, VP, IBM analysis Semiconductor and AI Hardware community, in a blog asserting the challenge. “…nowadays’s systems fill achieved more suitable AI performance by artery of infusing desktop-getting to know capabilities with excessive-bandwidth CPUs and GPUs, really expert AI accelerators and high-performance networking device. To hold this trajectory, original pondering is needed to accelerate AI performance scaling to well to ever-increasing AI workload complexities.”

IBM roadmap for 1,000x improvement in AI compute performance efficiency.

IBM spoke of the heart may breathe the nucleus of a original ecosystem of research and commercial companions participating with IBM researchers. partners announced these days comprise Samsung for manufacturing and analysis, Mellanox technologies for prime-performance interconnect device, Synopsys for utility platforms, emulation and prototyping, and IP for constructing excessive-performance silicon chips, and semiconductor gadget companies utilized substances and Tokyo Electron.

Hosted at SUNY Polytechnic Institute, Albany, ny, in collaboration with neighboring Rensselaer Polytechnic Institute heart for Computational innovations, IBM referred to the enterprise and its partners will “enhance a purview of technologies from chip degree devices, substances, and architecture, to the utility assisting AI workloads.”

big Blue celebrated research on the middle will focus on overcoming present computing device-studying barriers via tactics that consist of approximate computing via Digital AI Cores and in-memory computing via Analog AI Cores. These applied sciences will provide the thousand-fold increases in performance effectivity required for full awareness of deep researching AI, in accordance with IBM.

“Our analog AI cores are a fragment of an in-memory computing strategy in efficiency effectivity which improves through suppressing the so-referred to as Von Neuman bottleneck by means of putting off statistics switch to and from reminiscence,” referred to IBM. “Deep neural networks are mapped to analog depart aspect arrays and original non-unstable cloth characteristics are toggled to store network parameters in the trek points.”

“A key region of research and construction will breathe techniques that meet the demands of deep gaining lore of inference and training techniques,” Khare referred to. “Such techniques tender giant accuracy improvements over greater typical machine discovering for unstructured statistics. these intense processing demands will develop exponentially as algorithms become more complicated so as to deliver AI programs with elevated cognitive potential.”

Khare observed the analysis heart will host R&D, emulation, prototyping, checking out and simulation activities for brand spanking original AI cores in particular designed for practicing and deploying superior AI models, together with a test mattress in which contributors can panoply improvements in real-world applications. really qualified wafer processing for the core can breathe accomplished in Albany with some sheperd at IBM’s Thomas J. Watson research middle in Yorktown Heights, the astronomical apple.


IBM Db2 question Optimization the employ of AI | killexams.com actual Questions and Pass4sure dumps

In September 2018, IBM announced a brand original product, IBM Db2 AI for z/OS. This synthetic intelligence engine displays records access patterns from executing SQL statements, uses computing device researching algorithms to select most trustworthy patterns and passes this tips to the Db2 query optimizer to breathe used through subsequent statements.

machine discovering on the IBM z Platform

In may additionally of 2018, IBM introduced version 1.2 of its computing device studying for z/OS (MLz) product. here's a hybrid zServer and cloud application suite that ingests efficiency data, analyzes and builds fashions that symbolize the health status of a considerable number of indications, displays them over time and gives real-time scoring capabilities.

a brace of elements of this product offering are geared toward supporting a neighborhood of mannequin builders and managers. as an example:

  • It supports varied programming languages akin to Python, Scala and R. This makes it practicable for statistics modelers and scientists to employ a language with which they are customary;
  • A graphical person interface known as the visual mannequin Builder courses model builders with out requiring incredibly-technical programming capabilities;
  • It contains distinct dashboards for monitoring model effects and scoring capabilities, as well as controlling the gadget configuration.
  • This machine getting to know suite changed into at the dawn geared toward zServer-based mostly analytics purposes. some of the first obvious decisions changed into zSystem performance monitoring and tuning. system administration Facility (SMF) statistics which are immediately generated by using the operating gadget supply the uncooked information for system resource consumption corresponding to valuable processor utilization, I/O processing, memory paging and so on. IBM MLz can collect and reclaim these statistics over time, and construct and drill models of system behavior, rating those behaviors, establish patterns now not easily foreseen via humans, extend key performance symptoms (KPIs) and then feed the mannequin consequences back into the system to impress apparatus configuration changes that can extend efficiency.

    The subsequent step became to enforce this suite to investigate Db2 performance facts. One answer, known as the IBM Db2 IT Operational Analytics (Db2 ITOA) acknowledge template, applies the computer discovering know-how to Db2 operational information to profit an understanding of Db2 subsystem fitness. it will probably dynamically build baselines for key performance indicators, give a dashboard of those KPIs and give operational personnel true-time perception into Db2 operations.

    whereas conventional Db2 subsystem performance is an significant component in habitual software health and efficiency, IBM estimates that the DBA support group of workers spends 25% or greater of its time, " ... fighting access path problems which cause efficiency degradation and repair impact.". (See Reference 1).

    AI involves Db2

    agree with the plight of modern DBAs in a Db2 atmosphere. In state-of-the-art IT world they fill to support one or greater massive facts applications, cloud software and database capabilities, application setting up and configuration, Db2 subsystem and application performance tuning, database definition and administration, calamity recovery planning, and more. query tuning has been in existence on account that the origins of the database, and DBAs are constantly tasked with this as smartly.

    The heart of query direction evaluation in Db2 is the Optimizer. It accepts SQL statements from applications, verifies authority to access the statistics, experiences the places of the objects to breathe accessed and develops an inventory of candidate data entry paths. These access paths can encompass indexes, desk scans, a lot of table breathe fragment of methods and others. within the data warehouse and massive facts environments there are always further decisions available. One of those is the existence of abstract tables (sometimes called materialized query tables) that comprise pre-summarized or aggregated facts, therefore permitting Db2 to steer transparent of re-aggregation processing. another altenative is the starjoin access direction, criterion in the records warehouse, where the order of table joins is changed for performance factors.

    The Optimizer then reports the candidate access paths and chooses the entry course, "with the lowest cost." pervade in this context potential a weighted summation of useful resource usage including CPU, I/O, reminiscence and different components. finally, the Optimizer takes the bottom can pervade entry route, shops it in memory (and, optionally, within the Db2 listing) and begins access direction execution.

    big statistics and information warehouse operations now consist of utility suites that permit the company analyst to manufacture employ of a graphical interface to build and maneuver a miniature data model of the information they necessity to analyze. The packages then generate SQL statements in keeping with the clients’ requests.

    The hardship for the DBA

    so as to execute first rate analytics for your diverse data stores you necessity a fine knowing of the data necessities, an figuring out of the analytical features and algorithms obtainable and a excessive-efficiency data infrastructure. regrettably, the number and site of information sources is increasing (each in measurement and in geography), facts sizes are growing to be, and purposes continue to proliferate in number and complexity. How should IT managers support this atmosphere, in particular with essentially the most experienced and develope staff nearing retirement?

    take into account moreover that a big a fragment of decreasing the total can pervade of possession of these techniques is to procure Db2 functions to flee faster and more efficiently. This usually translates into using fewer CPU cycles, doing fewer I/Os and transporting less records throughout the network. when you deem that it's regularly complicated to even establish which functions might capitalize from performance tuning, one approach is to automate the detection and correction of tuning concerns. here's the station machine researching and synthetic intelligence can breathe used to remarkable impact.

    Db2 12 for z/OS and synthetic Intelligence

    Db2 edition 12 on z/OS makes employ of the computing device learning amenities mentioned above to collect and reclaim SQL question textual content and entry route particulars, in addition to specific performance-related develope tips reminiscent of CPU time used, elapsed times and outcome set sizes. This offering, described as Db2 AI for z/OS, analyzes and retailers the records in machine discovering models, with the model evaluation effects then being scored and made attainable to the Db2 Optimizer. The subsequent time a scored SQL remark is encountered, the Optimizer can then employ the mannequin scoring records as enter to its access direction alternative algorithm.

    The result should breathe a reduction in CPU consumption as the Optimizer makes employ of model scoring enter to opt for stronger entry paths. This then lowers CPU prices and speeds utility response times. a astronomical expertise is that the usage of AI software doesn't require the DBA to fill statistics science talents or deep insights into query tuning methodologies. The Optimizer now chooses the pattern access paths based now not best on SQL question syntax and records distribution facts but on modelled and scored develope efficiency.

    This may moreover breathe specially essential in case you hold information in varied areas. as an example, many analytical queries towards massive facts require concurrent entry to obvious information warehouse tables. These tables are generally known as dimension tables, and that they comprise the records elements constantly used to control subsetting and aggregation. as an instance, in a retail ambiance believe a table known as StoreLocation that enumerates every reclaim and its station code. Queries towards shop income facts may additionally necessity to combination or summarize income by artery of vicinity; therefore, the StoreLocation table might breathe used by artery of some massive statistics queries. in this ambiance it's commonplace to choose the dimension tables and copy them always to the astronomical data application. within the IBM world this region is the IBM Db2 Analytics Accelerator (IDAA).

    Now reflect about SQL queries from both operational functions, data warehouse clients and massive data business analysts. From Db2's standpoint, entire these queries are equal, and are forwarded to the Optimizer. youngsters, in the case of operational queries and warehouse queries they should surely breathe directed to entry the StoreLocation table in the warehouse. then again, the query from the company analyst in opposition t astronomical statistics tables should quiet likely entry the reproduction of the desk there. This outcomes in a proliferations of skills entry paths, and greater work for the Optimizer. fortunately, Db2 AI for z/OS can supply the Optimizer the suggestions it needs to manufacture sensible entry direction choices.

    how it Works

    The sequence of movements in Db2 AI for z/OS (See Reference 2) is often here:

  • all through a bind, rebind, keep together or clarify operation, an SQL remark is passed to the Optimizer;
  • The Optimizer chooses the information access course; as the option is made, Db2 AI captures the SQL syntax, access route altenative and question performance information (CPU used, and so forth.) and passes it to a "getting to know task";
  • The learning project, which will moreover breathe carried out on a zIIP processor (a non-usual-purpose CPU core that doesn't constituent into utility licensing prices), interfaces with the computing device discovering utility (MLz mannequin services) to reclaim this guidance in a mannequin;
  • as the amount of information in every mannequin grows, the MLz Scoring service (which can moreover breathe achieved on a zIIP processor) analyzes the mannequin records and rankings the conduct;
  • throughout the next bind, rebind, prepare or explain, the Optimizer now has access to the scoring for SQL models, and makes applicable changes to entry route choices.
  • There are moreover numerous person interfaces that supply the administrator visibility to the repute of the accumulated SQL observation efficiency information and model scoring.

    abstract

    IBM's desktop discovering for zOS (MLz) offering is getting used to exotic effect in Db2 edition 12 to enhance the efficiency of analytical queries as well as operational queries and their associated functions. This requires administration attention, as you should investigate that your company is ready to devour these ML and AI conclusions. How will you measure the prices and advantages of using desktop gaining lore of? Which IT assist group of workers ought to breathe tasked to reviewing the influence of model scoring, and perhaps approving (or overriding) the consequences? How will you review and warrant the assumptions that the software makes about entry direction choices?

    In different words, how well did you know your information, its distribution, its integrity and your latest and proposed access paths? this will check the station the DBAs disburse their time in aiding analytics and operational software efficiency.

    # # #

    Reference 1

    John Campbell, IBM Db2 unusual EngineerFrom "IBM Db2 AI for z/OS: raise IBM Db2 application efficiency with desktop researching"https://www.worldofdb2.com/activities/ibm-db2-ai-for-z-os-boost-ibm-db2-utility-efficiency-with-ma

    Reference 2

    Db2 AI for z/OShttps://www.ibm.com/support/knowledgecenter/en/SSGKMA_1.1.0/src/ai/ai_home.html


    While it is difficult errand to pick solid certification questions/answers assets regarding review, reputation and validity since individuals procure sham because of picking incorrectly benefit. Killexams.com ensure to serve its customers best to its assets as for exam dumps update and validity. The greater fragment of other's sham report objection customers Come to us for the brain dumps and pass their exams cheerfully and effortlessly. They never bargain on their review, reputation and attribute because killexams review, killexams reputation and killexams customer assurance is imperative to us. Extraordinarily they deal with killexams.com review, killexams.com reputation, killexams.com sham report grievance, killexams.com trust, killexams.com validity, killexams.com report and killexams.com scam. On the off haphazard that you espy any fraudulent report posted by their rivals with the denomination killexams sham report grievance web, killexams.com sham report, killexams.com scam, killexams.com protestation or something dote this, simply recall there are constantly terrible individuals harming reputation of qualified administrations because of their advantages. There are a powerful many fulfilled clients that pass their exams utilizing killexams.com brain dumps, killexams PDF questions, killexams actual questions questions, killexams exam simulator. Visit Killexams.com, their case questions and test brain dumps, their exam simulator and you will realize that killexams.com is the best brain dumps site.

    Back to Brain dumps Menu


    1Z0-804 questions and answers | 250-312 brain dumps | ML0-220 dumps | 000-M41 study guide | 9L0-504 pdf download | 000-700 drill test | 000-N24 test questions | 1Z0-548 study guide | HP2-H37 free pdf | HP0-Y44 free pdf | HP0-P19 sample test | IIA-CIA-Part1 questions answers | 700-501 drill test | 9L0-062 questions and answers | 920-167 exam prep | 000-754 braindumps | 9A0-088 dump | HP0-D04 braindumps | ST0-29B actual questions | MSPF drill questions |


    Here is the bests station to procure capitalize pass 000-086 exam?
    We are a powerful deal conscious that most hardship inside the IT business is that there is an absence of cheap and qualified study material. Their exam prep material gives you entire that you must choose a certification exam. Their IBM 000-086 Exam will Come up with exam questions with showed solutions that reflect the actual exam. elevated caliber and incentive for the 000-086 Exam. They at killexams.com are resolved to permit you to pass your 000-086 exam.

    At killexams.com, they give absolutely tested IBM 000-086 exactly same Questions and Answers which will breathe lately required for Passing 000-086 exam. They in reality enable individuals to prepare to recollect the actual questions and assure. It is a powerful decision to hurry up your position as an expert within the Industry. Click http://killexams.com/pass4sure/exam-detail/000-086 We are thrilled with their notoriety of supporting people pass the 000-086 test in their first attempt. Their prosperity quotes inside the preceding two years had been completely excellent, as a consequence of their cheerful clients who presently ready to impel their professions inside the rapid tune. killexams.com is the principle decision amongst IT experts, particularly those who hoping to scale the chain of command stages speedier in their sunder associations. killexams.com Huge Discount Coupons and Promo Codes are as below;
    WC2017 : 60% Discount Coupon for entire tests on internet site
    PROF17 : 10% Discount Coupon for Orders more than $69
    DEAL17 : 15% Discount Coupon for Orders extra than $99
    DECSPECIAL : 10% Special Discount Coupon for entire Orders

    In the event that would you broadcast you are befuddled how to pass your IBM 000-086 Exam? With the assistance of the confirmed killexams.com IBM 000-086 Testing Engine you will figure out how to build your abilities. Most of the understudies originate making sense of when they learn that they necessity to demonstrate up in IT certification. Their cerebrum dumps are thorough and to the point. The IBM 000-086 PDF documents manufacture your vision immense and capitalize you a ton in prep of the certification exam.

    killexams.com elevated attribute 000-086 exam simulator is extremely encouraging for their clients for the exam prep. Immensely vital questions, points and definitions are featured in brain dumps pdf. convivial occasion the information in one station is a genuine capitalize and causes you procure ready for the IT certification exam inside a brief timeframe traverse. The 000-086 exam offers key focuses. The killexams.com pass4sure dumps retains the essential questions or ideas of the 000-086 exam

    At killexams.com, they give completely surveyed IBM 000-086 preparing assets which are the best to pass 000-086 exam, and to procure certified by IBM. It is a best decision to hurry up your position as an expert in the Information Technology industry. They are pleased with their notoriety of helping individuals pass the 000-086 test in their first attempt. Their prosperity rates in the previous two years fill been completely great, because of their upbeat clients who are currently ready to impel their positions in the snappily track. killexams.com is the main decision among IT experts, particularly the ones who are hoping to trek up the progression levels quicker in their individual associations. IBM is the business pioneer in data innovation, and getting certified by them is an ensured approach to prevail with IT positions. They enable you to execute actually that with their superb IBM 000-086 preparing materials.

    IBM 000-086 is rare entire around the globe, and the business and programming arrangements gave by them are being grasped by every one of the organizations. They fill helped in driving a big number of organizations on the beyond any doubt shot artery of achievement. Far reaching learning of IBM items are viewed as a captious capability, and the experts certified by them are exceptionally esteemed in entire associations.

    We give genuine 000-086 pdf exam questions and answers braindumps in two arrangements. Download PDF and drill Tests. Pass IBM 000-086 actual Exam rapidly and effectively. The 000-086 braindumps PDF sort is accessible for perusing and printing. You can print increasingly and drill ordinarily. Their pass rate is elevated to 98.9% and the comparability rate between their 000-086 study sheperd and genuine exam is 90% in light of their seven-year teaching background. execute you necessity successs in the 000-086 exam in only one attempt? I am right now examining for the IBM 000-086 actual exam.

    As the only thing that is in any artery significant here is passing the 000-086 - System x elevated Performance Servers(R) Technical support V4 exam. As entire that you require is a elevated score of IBM 000-086 exam. The just a unique thing you fill to execute is downloading braindumps of 000-086 exam prep directs now. They will not let you down with their unconditional guarantee. The experts likewise hold pace with the most up and coming exam so as to give the greater fragment of updated materials. Three Months free access to fill the capacity to them through the date of purchase. Each applicant may bear the cost of the 000-086 exam dumps through killexams.com at a low cost. Frequently there is a markdown for anybody all.

    Within the sight of the genuine exam material of the brain dumps at killexams.com you can without much of a stretch build up your specialty. For the IT experts, it is essential to better their abilities as indicated by their position necessity. They manufacture it simple for their clients to bring certification exam with the assistance of killexams.com confirmed and genuine exam material. For a splendid future in its realm, their brain dumps are the best choice.

    A best dumps composing is an imperative component that makes it simple for you to choose IBM certifications. breathe that as it may, 000-086 braindumps PDF offers accommodation for applicants. The IT affirmation is a significant troublesome undertaking in the event that one doesnt learn legitimate direction as loyal asset material. Consequently, they fill actual and updated material for the planning of certification exam.

    It is essential to assemble to the sheperd material on the off haphazard that one needs toward spare time. As you require bunches of time to search for updated and loyal investigation material for taking the IT certification exam. In the event that you find that at one place, what could breathe superior to this? Its just killexams.com that has what you require. You can spare time and avoid bother on the off haphazard that you purchase Adobe IT certification from their site.

    You ought to procure the most updated IBM 000-086 Braindumps with the right answers, which are set up by killexams.com experts, enabling the possibility to procure a maneuver on learning about their 000-086 exam course in the greatest, you will not learn 000-086 results of such attribute anyplace in the market. Their IBM 000-086 drill Dumps are given to applicants at performing 100% in their exam. Their IBM 000-086 exam dumps are most recent in the market, allowing you to procure ready for your 000-086 exam in the revise way.

    killexams.com Huge Discount Coupons and Promo Codes are as under;
    WC2017 : 60% Discount Coupon for entire exams on website
    PROF17 : 10% Discount Coupon for Orders greater than $69
    DEAL17 : 15% Discount Coupon for Orders greater than $99
    DECSPECIAL : 10% Special Discount Coupon for entire Orders


    In the event that you are occupied with effectively Passing the IBM 000-086 exam to originate procuring? killexams.com has driving edge created IBM exam addresses that will guarantee you pass this 000-086 exam! killexams.com conveys you the exact, present and most recent updated 000-086 exam questions and accessible with a 100% unconditional guarantee. There are many organizations that give 000-086 brain dumps yet those are not actual and most recent ones. Arrangement with killexams.com 000-086 original questions is a most pattern approach to pass this certification exam in simple way.

    000-086 Practice Test | 000-086 examcollection | 000-086 VCE | 000-086 study guide | 000-086 practice exam | 000-086 cram


    Killexams MSC-431 drill test | Killexams 000-875 drill Test | Killexams BAS-004 drill test | Killexams SAT drill questions | Killexams 1D0-525 test questions | Killexams C2040-928 free pdf | Killexams DMV cram | Killexams MB6-897 cheat sheets | Killexams 7693X drill test | Killexams ISO20KF actual questions | Killexams MB2-185 braindumps | Killexams 000-M19 actual questions | Killexams 000-002 bootcamp | Killexams 00M-602 brain dumps | Killexams 00M-503 study guide | Killexams 000-560 exam prep | Killexams 000-324 free pdf | Killexams C2090-304 questions and answers | Killexams 133-S-713-4 drill exam | Killexams 1Y0-259 VCE |


    Exam Simulator : Pass4sure 000-086 VCE Exam Simulator

    View Complete list of Killexams.com Brain dumps


    Killexams 190-756 cram | Killexams ML0-320 free pdf | Killexams 132-S-911.2 test prep | Killexams 1Z0-863 actual questions | Killexams ST0-236 mock exam | Killexams A2040-406 brain dumps | Killexams 000-595 examcollection | Killexams 000-154 test questions | Killexams HP0-714 drill exam | Killexams 650-126 bootcamp | Killexams C2090-612 pdf download | Killexams 000-538 study guide | Killexams 1Z0-400 study guide | Killexams 3000-2 drill Test | Killexams M2150-756 dumps | Killexams EW0-300 drill test | Killexams 190-846 free pdf | Killexams CSSBB dumps questions | Killexams 000-153 drill questions | Killexams 1D0-61A braindumps |


    System x elevated Performance Servers(R) Technical support V4

    Pass 4 certain 000-086 dumps | Killexams.com 000-086 actual questions | http://heckeronline.de/

    When Databases Meet FPGA: Achieving 1 Million TPS With X-DB Heterogeneous Computing | killexams.com actual questions and Pass4sure dumps

    X-Engine is a original generation storage engine developed by Alibaba Database Department and is the basis of the distributed database X-DB. To achieve 10 times the performance of MySQL and 1/10 the storage cost, X-DB combines software with hardware to manufacture full employ of the most cutting-edge technical advantages in both software and hardware fields.

    FPGA acceleration is their first attempt in the custom computing field. At present, the FPGA-accelerated X-DB has been matter to small-scale online grayscale release. FPGA will assist X-DB in the 6.18 and Double 11 shopping carnivals this year and will meet Alibaba's business departments' elevated database performance requirements.

    Overview of Alibaba's X-Engine

    Owning the world's largest online transaction website, Alibaba's OLTP (online transaction processing) database system needs to fill high-throughput service requirements. According to their statistics, several billion records procure written into their OLTP database system on a daily basis. During the 2017 Double 11 (Singles' Day) shopping carnival, the system's peak throughput reached 10 million TPS (transactions per second). Alibaba's business database systems mainly fill the following characteristics:

  • High transaction throughput and low latency in write and read operations.
  • Write operations manufacture up a relatively elevated symmetry in comparison to that of traditional databases; the read to write workload ratio usually is more than 10:1. However, the number for Alibaba's transaction system reached 3:1 on the day of the 2017 Double 11 shopping carnival.
  • Data access hotspots are relatively concentrated. A newly written data record will breathe accessed mainly (99%) within the first seven days, and the possibility it may breathe accessed later is extremely low.
  • To meet Alibaba's stringent requirements on performance and cost, they fill designed a original storage engine; it is called X-Engine. They fill used many cutting edge database technologies in X-Engine; these comprise highly-efficient memory index structures, asynchronous write assembly-line processing mechanism, and optimistic concurrency control for in-memory databases.

    To achieve the best write performance and facilitate the separation of cold and inflamed data for tiered storage, X-Engine has borrowed the design of LSM-Tree. X-Engine maintains multiple memtables in its memory. It appends entire newly written data to these memtables, rather than directly replacing existing records. As the data storage is relatively large, it is impossible to store entire data in memory.

    When data in memory reaches a specified volume, they flush it to the persistent storage to profile an SSTable. To reduce latency in read operations, X-Engine regularly schedules compaction tasks to compact SSTables in the persistent storage. X-Engine merges key-value pairs in multiple SSTables by keeping only the latest version of key-value pairs if multiple versions exist (all key-value pair versions currently referenced by transactions will moreover breathe kept).

    Based on the characteristics of data access, X-Engine applies tiered storage to persistent data, where they store vigorous data in relatively elevated data layers, and merge less vigorous data (seldom accessed) with base-layer data and store it in the base-layer. It compresses base-layer data at a elevated compression rate and migrates it to storage media featuring big capacity but the relatively low expense (such as SATA HDDs) to achieve the goal of storing a big quantity of data at a relatively low cost.

    In this case, tiered storage creates a original problem: the system must frequently compact data, and the larger number of data writes requires more frequent compaction processes. Compaction is a compare and merge process which requires elevated consumption of CPU and storage I/O. In high-throughput write cases, a big number of compaction operations will occupy a big number of system resources. This can surely cause the performance of the entire system to drop tremendously thus leading to a huge impact on the application system.

    The completely original X-Engine has extraordinary multi-core expansion capability to achieve very elevated performance. Its front-end transaction lonely can almost completely consume entire CPU resources, and it has a much higher resource using efficiency than InnoDB. They fill shown the comparison between the two in the following figure:

    Image title

    At such a performance level, the system does not fill any other resources for compaction operations; otherwise, performance levels will drop.

    Based on their testing results, in DbBench benchmark's write-only scenario, the system periodically suffers from performance jitter. When a compaction stint occurs, the system performance drops by more than 40%, and when the compaction stint ends, the system performance returns to normal. They fill shown this conduct in the following figure:

    Image title

    However, if they execute not conduct compaction promptly, the accumulation of multi-version data can seriously impress the read operations.

    To unravel the performance jitter caused by compaction, academic experts fill keep forward many structures such as VT-tree, bLSM, PE, PCP, and dCompaction. Although these algorithms can optimize the compaction performance across multiple aspects, they cannot reduce consumption of CPU resources by compaction. Based on relevant research statistics, when using SSD storage devices, the computing operations of compaction in the system consumes approximately 60% of computing resources. Therefore, no matter what optimizations they implement for compaction in the software layer, for entire LSM tree-based storage engines, performance jitter caused by compaction is always an Achilles' heel.

    Fortunately, special hardware opens a original door for solving performance jitter caused by compaction. In fact, it has become a trend to employ special hardware in solving traditional databases' performance bottlenecks. They fill already offloaded database operations such as Select and Where to FPGA, and more intricate operations such as Group By are under research. However, the current FPGA acceleration solutions fill a brace of drawbacks:

  • The current acceleration solutions are designed for the SQL layer; FPGA is generally placed between storage and host and is used as a filter. Although, researchers fill made numerous attempts to employ FPGA to accelerate the OLAP system, the FPGA acceleration design for the OLAP system remains a challenge.
  • While FPGA's chip size is getting smaller and smaller, FPGA's internal errors such as unique event upset (SEU) pose greater and greater threats to FPGA reliability. For a unique chip, the probability of internal mistake is 3-5 years. Therefore, the foible tolerance mechanism design becomes vitally significant for systems in necessity of large-scale availability.
  • To ease the impact of compaction on X-Engine's system performance, they fill used an asynchronous hardware device FPGA, rather than the CPU to complete the compaction operation. This approach is crucial for a storage engine that satisfies stringent service requirements by maintaining the overall system performance at a high-level and avoiding performance jitters. Here are the major design features:

  • Highly efficient design and implementation of FPGA compaction: Using streamlined compaction operations, FPGA compaction achieves a processing performance 10 times the CPU single-thread processing performance
  • Hybrid storage engine's asynchronous scheduling logic design: As FPGA can complete compaction's link requests in milliseconds, using a traditional synchronous scheduling routine will obstruct a big number of compaction threads and cause hefty thread-switching cost. Through asynchronous scheduling, they fill successfully reduced the thread-switching cost and improved the system's engineering availability.
  • Fault tolerance mechanism design: As limits of entered data and FPGA internal errors may cause a rollback of some compaction tasks, to ensure data integrity, entire tasks that fill been rolled back by FPGA will breathe re-executed by the equivalent CPU compaction threads. The foible tolerance mechanism design as described in this article meets Alibaba's actual business requirements and avoids FPGA's internal instability.
  • X-Engine Compaction

    X-Engine's storage structure contains one or multiple memory buffer areas (memtable), and multilayer persistent storage L0, L1... Each layer contains multiple SSTables.

    Image title

    When memtable is full, it turns into an immutable memtable and then flushes to an SSTable to L0. Each SSTable contains multiple data blocks and one index obstruct to index the data block. When it reaches the maximum number of L0 files, it triggers the merge of SSTables that fill the overlapped key ranges; this process is called compaction. Likewise, when they reach the maximum number of SSTables at a layer, it merges with lower layer data. In this way, cold data constantly flows downward while inflamed data remains at a relatively higher layer.

    We can specify a purview of key-value pairs that merge during a compaction process and this purview may accommodate multiple data blocks. Generally, a compaction process involves merging data blocks between two adjacent layers. However, they necessity to pay special attention to compaction tasks between L0 and L1. This is because as SSTables in L0 directly flushes from the memory, keys of SSTables in this layer may procure overlapped. Therefore, a compaction stint between L0 and L1 may involve merging multiple data blocks.

    Image title

    For read operations, X-Engine needs to search for the required data from entire memtables. If it fails to find the data in memtables, it searches in the persistence storage, from higher to lower layers. As a result, timely compaction operations not only abridge the read path but moreover reclaim the storage space. However, this routine uses a lot of system computing resources and causes performance jitter. This is an pressing problem that X-Engine must solve.

    FPGA Accelerated Database

    From the perspective of the existing FPGA accelerated databases' status quo, they can divide FPGA accelerated database architectures into two types; the bump-in-the-wire design and the hybrid design. In the early stage, because of the FPGA card's insufficient memory resources, the former sort of architecture is relatively popular. In this architecture, they station FPGA on the storage data path and employ the host as a filter. The advantage is that it requires zero data replication, while the drawback is that the acceleration operation must breathe a fragment of the streamlined process, therefore making it not supple enough in terms of the design method.

    The latter architecture design uses FPGA as a coprocessor, where they fill connected FPGA to host via PCIe and employ the DMA routine for data transmission. As long as the offloading computation is intensive enough, data transmission costs are acceptable. The hybrid architecture design allows more supple offloading methods. For intricate operations such as compaction, data transmission between FPGA and host is necessary. Therefore, they fill used the hybrid architecture design for hardware acceleration in their X-Engine.

    Image title

    System Design

    In traditional LSM-tree-based storage engines, CPU is accountable for handling simple user requests, as well as the scheduling and execution of compaction tasks. In other words, CPU is both the producer and consumer of compaction tasks. However, in a CPU-FPGA hybrid storage engine, CPU is only accountable for producing and scheduling compaction tasks. In this method, they necessity to offload the execution of compaction tasks to the special hardware (FPGA).

    Image title

    For X-Engine, handling of simple user requests is similar to that of LSM-tree-based storage engines:

  • A user submits a request to operate on a specified KV pair (Get/Insert/Update/Delete). In the case of a write operation, a original record appends to a memtable.
  • When a memtable reaches its maximum size, it turns into an immutable memtable.
  • The immutable memtable then turns into an SSTable and flushes to the persistent storage.
  • When L0 reaches the maximum number of SSTables, compaction gets triggered. They can divide offloading of a compaction stint into the following steps:

  • CPU splits Load SSTables (that necessity to breathe compacted from the persistent storage) into multiple compaction tasks at the granularity of data blocks following the metadata, and pre-allocates memory space for computation result of each compaction task. Consequently, it pushes each successfully created compaction stint into the stint Queue for FPGA to execute.
  • CPU reads the status of Compaction Units on FPGA and allocates compaction tasks from the stint Queue to available Compaction Units.
  • It transmits Input data to FPGA's DDR via DMA.
  • A Compaction Unit executes the compaction stint and transmits the computation result via DMA back to the host; it attaches a recur code to witness the status of this compaction stint (fail or success). Next, it pushes the compaction results of finished tasks to the Finished Queue.
  • The CPU checks the compaction result status in the Finished Queue. If a compaction stint fails, the CPU executes it again.
  • It flushes the compaction results to storage.
  • Detailed Design FPGA-Based Compaction

    Compaction Units (CU) are the basic unit for FPGA to execute compaction tasks. An FPGA card can station multiple CUs, and each CU is composed of the following modules:

    Image title

    1. Decoder: In X-Engine, they store a KV in the data obstruct after compression and encoding. The primary function of the Decoder module is to decode KV pairs. Each CU contains 4 Decoders, and a CU support a compression stint of a maximum of 4 KV pairs. They necessity to split the compression tasks that require compression of more than 4 KV by the CPU. Based on their assessment, most compression tasks involve less than 4 KV pairs. They fill placed 4 Decoders based on their considerations of performance and hardware resources. Comparing the configuration with 2 Decoders, we've increased 100% hardware consumption but obtained 300% performance improvement.

  • KV Ring Buffer: KV pairs decoded by the Decoder module procure temporarily stored in KV Ring Buffer. Each KV Ring Buffer maintains a read indicator (maintained by the Controller module) and a write indicator (maintained by the Decoder module). KV Ring Buffer maintains three signals to witness the current status: FLAG_EMPTY, FLAG_HALF_FULL, and FLAG_FULL. If FLAG_HALF_FULL is at a low level, the Decoder module will continue decoding KV pairs. Conversely, the Decoder module will quit decoding KV pairs until downstream consumers in the pipeline fill consumed the decoded KV pairs.
  • KV Transfer: This module is accountable for transmitting keys to Key Buffer. Because merging KV pairs only involve comparison of key values, the values execute not necessity to breathe transmitted. They can track the currently compared KV pairs by using the read indicator.
  • Key Buffer: This module stores keys of each KV pair that necessity to breathe compared. When entire keys that necessity to breathe compared fill been transmitted to the Key Buffer, the Controller notifies the Compaction PE to compare them.
  • Compaction PE: The Compaction Processing Engine (compaction PE) is accountable for comparing key values in Key Buffer. Comparison results are sent to the Controller, and then the Controller sends a notice to KV Transfer to transmit the corresponding KV pair to the Encoding KV Ring Buffer for the Encoder module to encode them.
  • Encoder: The Encoder module is accountable for encoding KV pairs from the Encoding KV Ring Buffer into a data block. If the data obstruct reaches its maximum size, then the current data obstruct gets flushed to DDR.
  • Controller: The Controller acts as a coordinator in CU. Although the Controller is not a fragment of the compaction pipeline, it plays a key role in each step of the compaction pipeline design.
  • A compaction process contains three key steps: decoding, merging, and encoding. The most significant challenge for designing a proper compaction pipeline is that the execution time for each step varies significantly. For example, because of parallel processing, the throughput of the decoder module is much higher than the encoder module. Therefore, they must suspend some snappily modules to wait for downstream modules quiet in the pipeline. To match the throughput differences in each of the pipeline's modules, they fill designed a Controller module to coordinate different steps in the pipeline. An additional capitalize of this design is that it decouples each module in the pipeline and enables more supple development and maintenance during engineering implementation.

    Image title

    When integrating FPGA compaction into X-Engine they hope to fill independent CU throughput performance; the baseline of the experiment is the CPU.

    Single-core compaction thread (Intel(R) Xeon(R) E5-2682 v4 CPU with 2.5 GHz)

    Image title

    We can draw the following three conclusions from the experiment:

  • n entire KV lengths, FPGA compaction has a higher throughput than that of a single-thread CPU; this proves the feasibility of compaction offload;
  • With the extend of KV lengths, FPGA compaction throughput reduces. This is because the lengths of bytes that necessity to breathe compared fill increased, resulting in the extend of cost for comparison.
  • The acceleration rate (FPGA throughput / CPU throughput) increases with the value length. This is because when the KV length is short, it requires frequent communication and status checking among different modules; this means a relatively elevated cost in comparison with simple pipeline operations.
  • Asynchronous Scheduling Logic Design

    Because a link request in FPGA is completed in milliseconds, using the traditional synchronous scheduling routine will cause elevated thread switching costs. Based on FPGA's characteristics, they fill redesigned an asynchronous scheduling compaction method, where:

  • The CPU is accountable for building compaction tasks and pushing them into the stint Queue.
  • A thread pool is maintained to ration compaction tasks to specified CUs.
  • When a compaction stint is finished, it will breathe pushed to the Finished Queue.
  • The CPU will then check the stint execution status, and schedule CPU compaction threads to re-execute the failed compaction tasks.
  • Asynchronous scheduling significantly reduces the thread-switching cost of CPU.

    Image title

    Fault Tolerance Mechanism Design

    For FPGA compaction, the following three reasons can lead to the failure of compaction task:

  • Data gets damaged during the transmission process: cipher the CRC values of data before and after transmission, and compare the values. If these two CRC values are inconsistent, it means that the data is damaged.
  • FPGA internal errors (bit upset): To unravel this problem, they fill attached an additional CU to each CU. They can compare the computation results of both CUs and any inconsistency in the results will witness that a bit upset mistake has occurred.
  • Input data of a compaction stint is invalid: To facilitate FPGA compaction design, they fill set a restriction on the length of KVs. The compaction tasks for KVs that exceed the maximum allowable length are identified as invalid tasks.
  • To ensure the data is correct, the CPU will conduct computation again on entire failed tasks. As they mentioned earlier in the foible tolerance mechanism, they fill addressed a minute fragment of compaction tasks that exceed the limits and fill avoided the risk of FPGA internal errors.

    Image title

    Experiment Results Lab environment
  • CPU: 64-core Intel (E5-2682 v4, 2.50 GHz) processor
  • Memory: 128 GB
  • FPGA card: Xilinix VU9P
  • memtable: 40 GB
  • block cache 40 GB
  • We compared the performance of two storage engines:

  • X-Engine-CPU: compaction operation executed by CPU
  • X-Engine-FPGA: compaction offloaded to FPGA for execution
  • DbBench

    Image title

    Result analysis:

  • n a write-only scenario, X-Engine-FPGA sees a 40% throughput increase. From the performance curve they can disclose that when compaction begins, the performance of X-Engine-CPU drops by 1/3.
  • FPGA compaction has a higher throughput and is faster, so the read path is shortened faster. Therefore, in the read/write hybrid scenario, X-Engine-FPGA throughput increases by 50%.
  • The throughput in the read/write hybrid scenario is smaller than that of the write-only scenario. Read operations require access to data stored in persistent layers which brings in I/O cost and affects the overall throughput performance.
  • These two performance curves delineate two different compaction statuses. In the left figure, the system performance jitters periodically meaning that the compaction operation is competing with simple transaction handling threads for CPU resources; while in the right figure, X-Engine-CPU's performance maintains at a low-level meaning that the compaction hurry is smaller than the write speed, causing accumulation of SSTables. Compaction tasks are matter to constant scheduling at the backend.
  • CPU schedules the Compaction tasks. That's why X-Engine-FPGA's performance moreover jitters and the curve is not smooth.
  • YCSB

    Image title

    Result analysis:

  • On YCSB benchmark, due to the influence of compaction, X-Engine-CPU's performance decreases by approximately 80%. However, for X-Engine-FPGA, its performance only sees a fluctuation of 20% due to the influence of the compaction scheduling logic.
  • The check-unique logic introduces read operations. With the extend in pressure testing time, the read path becomes longer, and the performance of both storage engines decreases with time.
  • In the write-only scenario, X-Engine-FPGA's throughput increases by 40%. However, with the extend in the read/write ratio, the acceleration effect of FPGA Compaction decreases gradually. When the read/write ratio becomes higher, the write pressure becomes smaller, and the SSTable accumulation becomes slower thus reducing the number of threads that maneuver compaction tasks. Therefore, X-Engine-FPGA sees a more obvious performance extend in write-intensive workloads.
  • With the extend in the read/write ratio, the throughput increases. When write throughput is smaller than that of the KV interface, the cache miss ratio is relatively low, thus avoiding frequent I/O operations. With the extend in the symmetry of write operations, the number of threads that maneuver compaction tasks moreover increases, thus reducing the system's throughput capability.
  • Image title

    Result analysis:

  • With FPGA acceleration, X-Engine-FPGA's performance improves by 10%–15% when the number of connections is increased from 128 to 1024. When the number of connections increases, the throughput of both systems gradually decreases because of the lock competition of hotspot rows increases.
  • TPC-C's read/write ratio is 1.8 : 1. In the experiment, under the TPC-C benchmark, more than 80% of CPU resources were consumed on SQL resolution and lock competition of hotspot rows. The actual write pressure was not very heavy. Based on their observation in the experiment, the number of threads that execute compaction tasks in the X-Engine-CPU is no more than three (a total of 64 cores). Therefore, FPGA's acceleration effect is not as obvious as the previous instances.
  • SysBench

    We fill included testing for InnoDB in this experiment (buffer size = 80 GB)

    Image title

    Result analysis:

  • X-Engine-FPGA improves more than 40% of throughput performance. Because SQL resolution consumes a big number of CPU resources, the throughput of DBMS is smaller than that of the KV interface.
  • X-Engine-CPU reaches a poise at a low level. Because the compaction hurry is slower than the writing speed, SST files are accumulated, and compaction is constantly scheduled.
  • X-Engine-CPU's performance is twice that of InnoDB, which shows the advantage of LSM tree-based storage engines in a write-intensive scenario;
  • In comparison with the TPC-C benchmark, Sysbench is more similar to Alibaba's actual transaction scenario. For a transaction system, most queries are data insertion queries and simple point queries and seldom involve purview queries. A dwindle in hotspot row conflicts causes the number of resources consumed in the SQL layer to decrease. During the experiment, they fill observed that for X-Engine-CPU, when more than 15 threads are used to execute compaction tasks, the performance improvement brought by FPGA acceleration is very obvious.
  • Conclusion

    In this article, the X-Engine storage engine accelerated by FPGA brings 50% performance improvement for the KV interface, and 40% performance improvement for the SQL interface. With the dwindle in the read/write ratio, FPGA's acceleration effect becomes more obvious, thus meaning that FPGA compaction acceleration is suitable for write-intensive workloads. This is consistent with the intent of the LSM-tree design. Also, they fill avoided FPGA's internal defects by designing a foible tolerance mechanism, and we've finally created a high-availability CPU-FPGA hybrid storage engine that meets Alibaba's actual service requirements.

    It is the first actual project that uses a heterogeneous computing device introduced by X-DB to accelerate core database functions. Based on their experiences, FPGA can completely meet the computing demands raised by X-Engine's compaction tasks. At the same time, they fill been researching to schedule more suitable computing tasks to FPGA for execution, such as compression, BloomFilter generation, and SQL relate operators. At present, the R&D for the compression function is completed, and it will breathe built into a set of IP together with Compaction to discharge data compaction and compression operations simultaneously.

    X-DB FPGA-Compaction hardware acceleration is an R&D project completed by three parties; these parties are respectively the Alibaba Database Department database kernel team, the Alibaba Server R&D Department custom computing team, and Zhejiang University. Xilinx's technical team has moreover made powerful contributions to the success of this project. They hereby extend their gratitude to them. They will post X-DB online for public beta this year. You will then breathe able to suffer the significant performance improvement with FPGA acceleration to X-DB.


    Buy server hardware with these key functions in reason | killexams.com actual questions and Pass4sure dumps

    When the time comes to buy server hardware, there are a lot of factors to consider, such as the number of processors, the available memory and the total storage capacity. Buyers should closely evaluate eight significant features when comparing the servers available from the leading vendors.

    These eight features cover the basic components to sight for to buy server hardware, but they don't delineate entire the features that buyers should consider. Decision-makers at every organization must determine exactly what they necessity to support their existing and future workloads, keeping in reason the differences between rack, blade and mainframe computers.

    Companies should view these eight features as the starting point to identify their requirements and evaluate the available products and should expand their research as necessary to ensure they're addressing every concern.

    Processors

    One of the most significant components to deem when buying server hardware is the processor that carries out the data computations. moreover referred to the central processing unit (CPU), the processor does entire the hefty lifting when it comes to running programs and sifting through data. Most servers flee multiple processors, usually with one per socket. However, a processor can moreover breathe made up of multiple cores to support multiprocessing capabilities.

    Multiple cores usually translate to better performance, but the number of cores is not the only factor to consider. Buyers should moreover deem the processor hurry -- CPU clock hurry -- and available cache, as well as the total number of sockets, as these can differ significantly from one processor to the next.

    For example, the NEC Express5800/D120h blade server supports up to two processors from the Intel Xeon Scalable product family. One of the most robust of these processors offers 26 cores, 35.75 MB of cache and a 2.0 GHz clock speed.

    Compare that to the Dell PowerEdge M830 blade server, which uses Xeon E5-4600 v4 processors. The most robust of these offers 22 cores, 55 MB of cache and a 2.20 GHz clock speed. The Dell server moreover supports up to four processors rather than two.

    Memory

    Adequate server memory is essential to a high-performing system, and the more memory that is available, the better the workloads are likely to perform. However, other factors can moreover contribute to performance, such as the memory's hurry and quality. Most server memory is made up of dual in-line memory module integrated circuit boards with some sort of random-access memory.

    Companies should view these eight features as the starting point to identify their requirements and evaluate the available products and should expand their research as necessary to ensure they're addressing every concern.

    Server memory might moreover comprise fault-tolerant capabilities or other features that enhance reliability. One of the most common capabilities is error-correcting code (ECC), a routine to detect and revise common single-bit errors. When evaluating server hardware memory, you should sight at the entire offering, keeping in reason the types of workloads and applications you run.

    For example, Fujitsu's mainframe computers in the BS2000 SE train support up to 1.5 TB of memory. However, IBM's ZR1 mainframe, which is fragment of the z14 family, supports up to 8 TB of memory. The ZR1 moreover provides up to 8 TB of available redundant array of independent memory to better transaction response times, a pre-emptive dynamic RAM feature to isolate and regain from failures quickly, and ECC technologies to detect and revise bit errors.

    Storage

    Servers vary greatly in the amount and types of internal storage that they support, in fragment because workflows and applications moreover vary. For example, a server hosting a relational database management system will fill different requirements than one hosting a web application. In addition, the employ of external storage, such as storage region networks (SANs), can moreover impact internal storage requirements.

    When you buy server hardware, breathe certain to evaluate each prospective server to ensure it can meet your storage needs. Today, most servers support both solid-state drives (SSDs) and difficult disk drives (HDDs). But buyers should certainly verify this support, as well as the server's supported drive technologies, such as Serial-Attached SCSI (SAS), Serial Advanced Technology Attachment (SATA) or non-volatile memory express (NVMe). Other considerations should comprise drive speeds, capacities, endurance and support for redundant array of independent disks (RAID).

    For example, Oracle's X7-2 rack server can support up to eight 2.5-inch HDDs or SSDs, either SAS or NVMe, and multiple RAID configurations. Compare that to the Inspur TS860G3 rack server, which can maneuver up to 16 drives, either SSDs or HDDs, and support both SAS and SATA. However, the Inspur server does not support NVMe, which means the SSDs might not discharge as well.

    Connectivity

    A server's capacity to connect to networks, peripherals, storage and other components is essential to its effectiveness within the data center. The server needs the necessary connectors and drivers to ensure that it can properly communicate with other entities and process various workloads. Buyers necessity to determine exactly what sort of connectivity is necessary and, from there, examine the server's specs to verify whether it will meet those requirements.

    Servers differ widely in this regard, so buyers should sight for specifics such as the number and hurry of the Ethernet connectors, the number and sort of USB ports, the availability of management interfaces, the types of protocols available, support for SANs and other storage systems, as well as whatever other components are necessary to facilitate connectivity.

    Acer's rack server Altos R380 F3 is a qualified case of what connectivity features to sight for when you buy server hardware. It includes two Ethernet ports, either 1 GB or 10 GB, an RJ-45 management port, three USB 3.0 ports, one USB 2.0 port, and a video port. In addition, the server offers up to seven Peripheral Component Interconnect Express (PCIe) 3.0 slots and one PCIe 1.0 slot.

    Hot swapping

    Servers tender inflamed swapping capabilities to varying degrees. inflamed swapping refers to the capacity to supplant or add a component without needing to shut down the system.

    The term inflamed plugging sometimes refers to inflamed swapping, although, in theory, inflamed plugging capabilities are limited to being able to add components but not supplant them without shutting down the system. Because of the confusion around these terms, it is best to verify how each vendor uses them.

    One of the most common inflamed swappable components is the disk drive. For example, the Cisco UCS B480 M5 blade server supports inflamed swappable drives, as does the Huawei FusionServer CH242 V5 blade server and the Intel R2224WFQZS rack server.

    With blade systems, the inflamed swapping capabilities are often within the chassis itself. One case is the chassis used for the Lenovo ThinkSystem SN850 blade server, which provides inflamed swapping capabilities for the fans and power supplies, in addition to the server's disk drives. However, these types of capabilities are not limited to blade servers. The Acer Altos R380 F3 system moreover supports inflamed swappable fans and power supplies even though it is a rack server.

    Redundancy

    Redundancy is significant to ensure a server's continued operation in the event of a component failure. Most servers provide some flat of redundancy, often for the difficult drives, power supplies and fans. The Asus RS720-E9-RS12-E rack server, for example, offers redundant power supplies and the HPE ProLiant DL380 Gen10 rack server offers redundant fans.

    As with its inflamed swapping capabilities, the redundancy available to blade servers is often located within the chassis. For instance, the chassis that support the Dell PowerEdge M830 blade server and Supermicro SBI-6129P-T3N blade server both provide redundant power supplies.

    However, the Dell chassis moreover offers redundant cooling components, and the server itself provides redundant embedded hypervisors.

    Manageability

    Admins must manage a server effectively to ensure its continued operation while delivering optimal performance. Most servers provide at least some management capabilities.

    For example, many servers support the intelligent Platform Management Interface (IPMI), a specification developed by Dell, Hewlett Packard, Intel and NEC to monitor and manage server systems. Not surprisingly, the servers offered by these companies, such as the Dell PowerEdge M830, HPE ProLiant DL380 Gen10, Intel Server System R2224WFQZS and NEC Express5800/B120g-h, are IPMI-compliant.

    But servers are certainly not limited to IPMI capabilities. For example, the Acer Altos R380 F3 rack server comes with the Acer Smart Server Manager; the Asus RS720-E9-RS12-E rack server comes with the ASUS Control Center; and the Cisco Unified Computing System (UCS) B480 M5 blade server comes with Cisco Intersight, Cisco UCS Manager, Cisco UCS Central Software, Cisco UCS Director and Cisco UCS Performance Manager.

    Blade systems usually provide some sort of module to manage the individual blades. For instance, Huawei's FusionServer CH242 V5 blade system includes the intelligent Baseboard Management System module to monitor the compute node's operating status and support remote management.

    Not surprisingly, systems such as Fujitsu's BS2000 mainframes provide a variety of management capabilities. For example, each BS2000 system includes a management unit that works in conjunction with the SE Manager to tender a centralized interface from which to administer the entire server environment. And IBM's ZR1 mainframe includes the IBM Hardware Management Console (HMC) 2.14, the IBM Dynamic Partition Manager and an optimized z/OS platform for IBM Open Data Analytics.

    Security

    Another significant factor to deem is the server's security features. As with other features, servers can vary significantly in what they offer, with each vendor taking a different approach to securing their systems.

    For example, the Lenovo ThinkSystem SN850 blade server provides an integrated Trusted Platform Module 2.0 chip to store the RSA encryption keys used for hardware authentication. The server moreover supports Secure Boot, Intel Execute Disable Bit (EDB) functionality and Intel Trusted Execution Technology.

    Another case is the Oracle Server X7-2 rack server, which comes with the Oracle Integrated Lights Out Manager 4.x, a cloud-ready service processor for monitoring and managing system and chassis functions. On the other hand, the Huawei FusionServer CH242 V5 blade server supports the Advanced Encryption criterion -- original Instructions, as well as Intel's EDB feature and Trusted Execution Technology.

    IBM's ZR1 mainframe is moreover tenacious when it comes to security. The server includes on-chip cryptographic coprocessors and the Central Processor Assist for Cryptographic function (CPACF), which includes the original Crypto Express6S feature to enable pervasive encryption and support a secure cloud strategy. The CPACF is criterion on every core. The platform moreover includes IBM Secure Service Containers to securely deploy container-based applications.


    Lithography Challenges For Fan-out | killexams.com actual questions and Pass4sure dumps

    Higher density fan-out packages are affecting toward more intricate structures with finer routing layers, entire of which requires more capable lithography apparatus and other tools.

    The latest high-density fan-out packages are migrating toward the 1µm line/space barrier and beyond, which is considered a milestone in the industry. At these captious dimensions (CDs), fan-outs will provide better performance, but there are several manufacturing and cost challenges to reach and shatter the 1µm barrier. Moreover, at this point only a few customers require these high-end packages.

    Nevertheless, fan-out packaging is gaining steam in high-volume markets. “Mobile continues to breathe one main growth driver for both low-density and high-density fan-out,” said John Hunt, senior director of engineering for ASE. “Automotive will start to pick up momentum, as they procure fan-out qualified for grade 1 and 2. And server applications are seeing growth for the high-end market.”

    A key fragment of a fan-out is the redistribution layer (RDL). RDLs are the copper metal connection lines or routing layers that electrically connect one fragment of the package to another. RDLs are measured by line and space, which mention to the width and pitch of a metal line.

    Fig. 1: Redistribution layers. Source: Lam Research

    From there, fan-out is split into two segments—low-density and high-density. Low-density fan-out consists of RDLs with greater than 8μm line/space (8-8μm). Used in servers and smartphones, high-density fan-out has multiple layers of RDLs in a package, with CDs at 8-8μm and below. Generally, 5-5µm is the mainstream high-density technology, with 1-1µm and below in the works.

    “There is quiet a wide purview of fan-out sort of technologies in terms of how aggressive they are regarding the design rules. A lot of it is dominated by profile factor, what you want for performance, and what you can tolerate for cost,” said Warren Flack, vice president of worldwide lithography applications at Veeco. “Redistribution layers with smaller captious dimensions enable reducing the total number of redistribution process levels in a fan-out package. This in revolve reduces the total packaging cost and improves yield.”

    Cost is a factor on several fronts. Not entire necessity high-density fan-out. Fan-out with aggressive CDs are relatively expensive and limited to high-end customers. The qualified tidings is that there is a plethora of other and lower cost packaging options besides high-density fan-out.

    Then, on another front, customers are pushing the packaging houses to reduce their manufacturing costs, especially for fan-out and other advanced packages. In fan-out, there are several process steps, including lithography, the craft of patterning features on structures.

    In packaging, there are several different lithography utensil types, such as aligners, direct imaging, laser ablation and steppers. Each technology is different with various capabilities. entire told, packaging houses will likely employ different utensil types for fan-out.

    What is fan-out?Fan-out packaging is a inflamed market. In fan-out, the dies are packaged while on a wafer. Fan-out doesn’t require an interposer, making it less expensive than 2.5D/3D.

    There are three types of fan-out packages—chip-first/face-down; chip-first/face-up; and chip-last or RDL first.

    In the chip-first/face-down flow, the chips are first processed on a wafer in the fab. The wafer is moved to a packaging house, where the chips are diced. Then, using a die attach system, the dies are placed on a temporary carrier.

    An epoxy mold compound is molded over the dies and carrier, forming what’s called a reconstituted wafer. Then, the RDLs are formed within the round reconstituted wafer.

    In a simple RDL flow, a copper seed layer is deposited on the substrate. A photoresist is applied on the structure and then patterned using a lithography tool. Finally, an electroplating system deposits the copper metallization within the package, forming the final RDLs.

    The RDL CDs depend on the application. Many fan-out packages don’t require advanced RDLs. Packages at 5-5µm and above will remain the mainstream technologies for the foreseeable future. Then, at the elevated end, ASE is affecting toward RDLs at or near 1-1μm. Meanwhile, TSMC is developing fan-out at 0.8μm with 0.4μm in R&D. Eventually, high-end fan-out will support high-bandwidth memory (HBM).

    “There are different approaches of doing fan-out. They espy a trend where the CDs are getting smaller and more challenging. Copper pillar pitch is moreover getting smaller,” said Y.C. Wong, common manager of Veeco’s Litho System Asia business unit. “Typically, for mainstream, the RDLs are quiet 5-5μm and above in production. They are seeing some minute volume at 2-2μm or 3-3μm. 1-1μm is just engineering tape-out right now. entire of this will breathe driven when 5G takes off and when memory bandwidth claim becomes higher. That will drive more claim for 2-2μm and 3-3μm and below.”

    Nonetheless, there are several challenges with entire fan-out. “The main challenge with fan-out is the warpage/wafer bow. In addition, die placing can moreover impact wafer flatness and stress on the dies. Then, die shift induces challenges for the lithography steps and alignments,” said Amandine Pizzagalli, an analyst at Yole Développement.

    Cost is moreover key. Packages with aggressive CDs attend to breathe more expensive. On the flip side, packages with more relaxed CDs are less expensive. In either case, customers are expense sensitive when it comes to IC packaging. They want to reduce their packaging costs as much as possible. So, they want the packaging houses to drive down their manufacturing costs.

    There is another side to the story. A packaging customer may want a fan-out product with aggressive RDLs. But the package must achieve a inevitable volume to warrant the R&D. If the package can’t meet a volume target, it’s difficult to procure a return. And so, there may not breathe an incentive to trek to a package with smaller RDLs.

    Aligners to steppersTo breathe sure, lithography plays a key role in fan-out and other packaging types. It is moreover captious in the fab, where lithography apparatus is used to pattern features at the nanoscale. Meanwhile, in packaging, lithography and other tools are used to process bumps, copper pillars, RDLs and through-silicon vias (TSVs). These structures are measured at the μm level.

    In total, the lithography apparatus market for packaging is expected to reach $141.6 million in 2019, up from $128.7 million in 2018, according to Yole Développement. Some 85% of entire original apparatus purchases involve steppers, followed by mask aligners with less than 15%, according to Pizzagalli.

    Aligners and steppers Fall into a category called photolithography or optical lithography. For this, the process starts with a photomask. A designer designs an IC or a package, which is then translated into a file format. Then, a photomask is developed based on that format.

    The photomask is a master template for a given design. After a mask is developed, it is shipped to the fab or packaging house. The mask is placed in a lithography tool. The utensil projects light through the mask, which patterns the images on a device.

    For years, mask aligners were the mainstream lithography utensil for packaging. “Mask aligners work by directing the projection of a full-area photomask to a substrate. Due to the fact that there is no reduction of projection optics, the mask has to breathe placed in nigh proximity to the wafers. Hence, the resolution is limited to about 3µm line/space for production applications,” said Thomas Uhrmann, director of business development at EV Group.

    Today, mask aligners are used for packages, MEMS, and LEDs. “While line/space requirements below 3µm are tough to reach in production, mask aligners fill other benefits in advanced packaging. For example, mask aligners fill performance and cost advantages in the areas of bumping and thick resist exposure where elevated intensities and elevated exposure times are needed,” Uhrmann said.

    For more advanced applications, though, the industry has migrated to a lithographic system called a stepper. Using advanced projection optics, steppers fill higher resolutions than aligners.

    A stepper transfers the image of a feature from a mask onto a minute portion of a wafer. The process is repeated until the wafer is processed. Canon, Rudolph, Veeco and others compete in the stepper market for packaging.

    For many apps, packaging houses moved to steppers for several reasons. “When they started to sight at what the stepper could do, they could tender some dramatic improvements,” Veeco’s Flack said. “Decreasing CDs fill been a astronomical consideration in the ultimate few years. It’s tightening the overlay to match the CDs. And now, there’s a much wider purview of substrates that you must breathe able to handle.”

    Meanwhile, in the fab, chipmakers employ 193nm wavelength lithography systems to print tiny features. In packaging, though, the feature sizes are larger, so packaging houses don’t require tools at these wavelengths. Instead, they employ lithographic apparatus at longer wavelengths, namely 436nm (g-line), 405nm (h-line) and 365nm (i-line).

    In packaging, some steppers are i-line only, while others support more wavelengths. For example, Veeco sells what it calls a broadband stepper, which supports entire three wavelengths–436nm, 405nm and 365nm. These are produced by a broadband spectrum mercury light.

    Fig. 2: Inside Veeco’s stepper. Source: Veeco

    For more aggressive CDs, this stepper can breathe tuned to support an “i-line only” mode, enabling features down to 1-1μm. Additionally, the utensil can support a “ghi” mode, enabling features above 2-2μm.

    Steppers are used to bear a purview of IC packages, including fan-out. In fan-out, lithography tools capitalize profile the RDLs.

    These systems must moreover deal with die shift. As stated, when the dies are embedded in a reconstituted wafer, they attend to trek during the flow, causing an unwanted effect called die shift. This impacts the yield.

    In response, the industry is developing lithography tools with better alignment techniques to compensate for die shift. “There are two ways you can address it. From a lithographic standpoint, you can revise it as much as you can. You can adjust the scales across the wafer. You can adjust the magnification. But that assumes everything shifts the same way. If the shifts are random, then it’s almost impossible to revise that way,” Veeco’s Flack said. “For higher conclude applications, people will work difficult to manufacture certain the die doesn’t shift. That can breathe done by the technique of placing the die and aligning the die in some cases.”

    Die shift remains an ongoing challenge in entire fan-out. Another challenge is to bear the RDLs. With slight or no trouble, the industry is making fan-out with RDLs at 5-5μm. Even 2-2μm is in production.

    The challenges grow as fan-out moves to 1-1μm and beyond. The trick is to bear fine RDLs with qualified yield.

    The industry is capable of 1-1μm. For example, using an i-line only mode in a stepper, Veeco has demonstrated resolutions at 1-1μm. The stepper has a variable numerical aperture (NA) lens and 1X reticle.

    There are some challenges. During the RDL process, the copper thickness must breathe maximized to lower the resistance of the metal lines, according to a recent paper from Veeco and Imec. So, the aspect ratio of the photoresist must breathe maximized. This, in turn, requires lithography tools with a big depth of focus to maneuver the height variations in fan-out, according to the paper.

    Meanwhile, others tender i-line only systems. For example, Canon’s latest i-line utensil features a 0.24 NA lens, enabling resolutions at ≤0.8μm.

    “Leading-edge 1µm advanced packaging processes require the employ of chemically amplified resists that are only sensitive to i-line wavelengths due to their photo acid generator properties. So it requires i-line exposure light to realize less than 1µm resolution,” said Doug Shelton, marketing manager at Canon. “Customers requesting wide-band exposure will breathe targeting uneven pattern layers using develope DNQ resists that fill sensitivity to i-line and h-line resists, not g-line. For these less challenging applications, they can prepare a system with an option to allow wide-band i/h-line exposure to boost throughput for uneven processes.”

    So, it’s certainly practicable to propel the RDLs beyond 1µm using today’s technologies, but that remains unclear. It’s a matter for debate in the packaging industry. Regardless of the stepper type, though, there are several challenges in going beyond 1-1μm. The lithography tools are certainly capable, but there are other issues regarding the current RDL flow.

    “When you procure down below 1-1μm, you start to fill other issues that are not lithography related, which will limit the hurry of adoption,” Veeco’s Flack said. “As long as the seed layer is a minute percentage of the width of the copper line, it works great. When you procure down to less than 1μm, the seed layer is a significant percentage of the linewidth. As a result, you start to fill yield problems.”

    Simply put, the traditional RDL process poses as a potential roadblock affecting beyond 1-1μm. “It will breathe a actual challenge for the industry with the transition at that point,” Flack said.

    So the industry is looking at other process flows, namely dual damascene. For years, chipmakers fill used a damascene process to manufacture the copper interconnects in chips in the backend-of-the-line (BEOL) in a wafer fab.

    In dual damascene, the process steps are similar for both the BEOL and packaging. In packaging, an insulating layer is deposited on the device. Then, a trench is patterned and etched and the trench is filled with copper.

    For packaging, the damascene stream works, and it’s practicable to propel the RDLs beyond 1-1μm. “It works great, but it’s just expensive. There’s a technical solution, but it may not breathe a cost-effective solution,” Flack said.

    TSMC is exploring the damascene process, but it may breathe too costly for most. So the industry needs a cost-effective breakthrough in the arena.

    Laser imaging, ablation and othersLaser direct imaging is another lithographic technique for packaging. Laser imaging is dote direct-write or maskless lithography. It directly writes features on a die without a mask, thereby reducing the cost in packaging.

    Orbotech and Screen sell laser direct imaging systems. Deca Technologies moreover has developed a proprietary laser direct technology.

    Laser imaging could unravel the die shift issues in fan-out. As stated, the first step is to manufacture a reconstituted wafer. Then, dies are placed on the wafer using a die attach system.

    “The problem occurs here. When you keep the chips on, the chips are not faultless with respect to each other. It’s very difficult to hold the chips exactly where they want them within a few microns,” said Tim Olson, chief technology officer of Deca.

    That’s where Deca’s Adaptive Patterning technology fits. ASE, an investor in Deca, is producing the M-Series fan-out products based on this patterning technique.

    Fig 3: M-Series vs. traditional eWLB fan-out Source: ASE

    Deca’s technology consists of a process stream with four modules—wafer prep, panelization, fan-out, and finishing. It enables fan-out packages with multiple layers at 5-5μm with finer RDLs in R&D.

    In wafer prep, you plate copper features on the die. Then, in the panelization step, the dies are placed in a reconstituted wafer using a high-speed system at a rate of 28,000 chips per hour. In comparison, a traditional die-attach system operates at 2,000 chips or more an hour.

    From there, the actual position of every die is measured on the wafer using an inspection technique. “Die measurement inspection is performed as the ultimate step in the panelization process and is used in the real-time design for each panel in manufacturing,” Olson explained.

    Then, the RDLs are developed in a chip-first, die-up flow. During the exposure step, the system recalculates the RDL pattern to accommodate every die shift in every wafer. This takes 28 seconds. The overall throughput is 120 wafers an hour.

    “Adaptive Patterning is a system designed to automatically compensate for natural variation in manufacturing rather than focusing on elimination of entire variation,” Olson said. “In a typical application, devices are allowed to vary by up to 60μm in ‘X’ and ‘Y’ through chip attach, molding and other process steps. Adaptive Patterning removes 97% of the variation automatically through real-time design in manufacturing, enabling effectual interconnect tolerances below 2μm. The next generation of Adaptive Patterning in development will support 2μm features, with a scaling roadmap to 0.8μm.”

    Then, using the same technology from Deca, ASE plans to ramp up panel-level fan-out in 2019 or 2020. ASE’s panel-level fan-out will moreover employ Adaptive Patterning.

    Meanwhile, Suss MicroTec is developing a parch patterning technology called laser ablation. Suss’ excimer ablation stepper combines ablation with mask-based patterning. It is capable of 3μm line/space with 2-2μm in the works.

    “Excimer laser ablation is the direct removal of material using the characteristics of elevated power UV excimer laser sources. Typical wavelengths are 308nm, 248nm and 193nm,” said Markus Arendt, president and common manager of photonic systems at Suss. “Excimer ablation instantaneously transforms the compatible target material (i.e. polymers, organic dielectrics) from solid angle to gas angle and byproducts (i.e. sub-micron parch carbon particles), resulting in slight to no heat affected zone and much less debris.”

    With the tool, Suss is focusing is on wafer-level processes. In addition, it has developed a dual damascene RDL stream with other technologies in R&D.

    “The product roadmap includes many original items,” Arendt said. “However, the two most notable ones are: 1) a original big field, high-NA projection lens to achieve 2μm L/S in production, and 2) a dual-laser version to allow for a larger scan beam to significantly extend throughput and reduce cost-of-ownership.”

    Brewer Science, meanwhile, is working on another approach. It uses a thin film in a mold compound that works dote a stencil, which addresses die shift. “It’s a replacement for epoxy mold compound,” said Rama Puligadda, Brewer’s executive director of advanced technologies. “You pre-form a stencil where you want to manufacture cavities in silicon.”

    Clearly, there is no shortage of innovative lithographic solutions for packaging. But it will choose some breakthroughs to depart well beyond 1-1μm. Even if the industry figures it out, it must meet a cost spec for demanding customers. Those factors will hold the industry busy for some time.

    Related Stories

    More 2.5D/3D, Fan-Out Packages Ahead

    Toward High-End Fan-Outs

    Fan-Out Wars Begin



    Direct Download of over 5500 Certification Exams

    3COM [8 Certification Exam(s) ]
    AccessData [1 Certification Exam(s) ]
    ACFE [1 Certification Exam(s) ]
    ACI [3 Certification Exam(s) ]
    Acme-Packet [1 Certification Exam(s) ]
    ACSM [4 Certification Exam(s) ]
    ACT [1 Certification Exam(s) ]
    Admission-Tests [13 Certification Exam(s) ]
    ADOBE [93 Certification Exam(s) ]
    AFP [1 Certification Exam(s) ]
    AICPA [2 Certification Exam(s) ]
    AIIM [1 Certification Exam(s) ]
    Alcatel-Lucent [13 Certification Exam(s) ]
    Alfresco [1 Certification Exam(s) ]
    Altiris [3 Certification Exam(s) ]
    Amazon [2 Certification Exam(s) ]
    American-College [2 Certification Exam(s) ]
    Android [4 Certification Exam(s) ]
    APA [1 Certification Exam(s) ]
    APC [2 Certification Exam(s) ]
    APICS [2 Certification Exam(s) ]
    Apple [69 Certification Exam(s) ]
    AppSense [1 Certification Exam(s) ]
    APTUSC [1 Certification Exam(s) ]
    Arizona-Education [1 Certification Exam(s) ]
    ARM [1 Certification Exam(s) ]
    Aruba [6 Certification Exam(s) ]
    ASIS [2 Certification Exam(s) ]
    ASQ [3 Certification Exam(s) ]
    ASTQB [8 Certification Exam(s) ]
    Autodesk [2 Certification Exam(s) ]
    Avaya [96 Certification Exam(s) ]
    AXELOS [1 Certification Exam(s) ]
    Axis [1 Certification Exam(s) ]
    Banking [1 Certification Exam(s) ]
    BEA [5 Certification Exam(s) ]
    BICSI [2 Certification Exam(s) ]
    BlackBerry [17 Certification Exam(s) ]
    BlueCoat [2 Certification Exam(s) ]
    Brocade [4 Certification Exam(s) ]
    Business-Objects [11 Certification Exam(s) ]
    Business-Tests [4 Certification Exam(s) ]
    CA-Technologies [21 Certification Exam(s) ]
    Certification-Board [10 Certification Exam(s) ]
    Certiport [3 Certification Exam(s) ]
    CheckPoint [41 Certification Exam(s) ]
    CIDQ [1 Certification Exam(s) ]
    CIPS [4 Certification Exam(s) ]
    Cisco [318 Certification Exam(s) ]
    Citrix [48 Certification Exam(s) ]
    CIW [18 Certification Exam(s) ]
    Cloudera [10 Certification Exam(s) ]
    Cognos [19 Certification Exam(s) ]
    College-Board [2 Certification Exam(s) ]
    CompTIA [76 Certification Exam(s) ]
    ComputerAssociates [6 Certification Exam(s) ]
    Consultant [2 Certification Exam(s) ]
    Counselor [4 Certification Exam(s) ]
    CPP-Institue [2 Certification Exam(s) ]
    CPP-Institute [1 Certification Exam(s) ]
    CSP [1 Certification Exam(s) ]
    CWNA [1 Certification Exam(s) ]
    CWNP [13 Certification Exam(s) ]
    Dassault [2 Certification Exam(s) ]
    DELL [9 Certification Exam(s) ]
    DMI [1 Certification Exam(s) ]
    DRI [1 Certification Exam(s) ]
    ECCouncil [21 Certification Exam(s) ]
    ECDL [1 Certification Exam(s) ]
    EMC [129 Certification Exam(s) ]
    Enterasys [13 Certification Exam(s) ]
    Ericsson [5 Certification Exam(s) ]
    ESPA [1 Certification Exam(s) ]
    Esri [2 Certification Exam(s) ]
    ExamExpress [15 Certification Exam(s) ]
    Exin [40 Certification Exam(s) ]
    ExtremeNetworks [3 Certification Exam(s) ]
    F5-Networks [20 Certification Exam(s) ]
    FCTC [2 Certification Exam(s) ]
    Filemaker [9 Certification Exam(s) ]
    Financial [36 Certification Exam(s) ]
    Food [4 Certification Exam(s) ]
    Fortinet [13 Certification Exam(s) ]
    Foundry [6 Certification Exam(s) ]
    FSMTB [1 Certification Exam(s) ]
    Fujitsu [2 Certification Exam(s) ]
    GAQM [9 Certification Exam(s) ]
    Genesys [4 Certification Exam(s) ]
    GIAC [15 Certification Exam(s) ]
    Google [4 Certification Exam(s) ]
    GuidanceSoftware [2 Certification Exam(s) ]
    H3C [1 Certification Exam(s) ]
    HDI [9 Certification Exam(s) ]
    Healthcare [3 Certification Exam(s) ]
    HIPAA [2 Certification Exam(s) ]
    Hitachi [30 Certification Exam(s) ]
    Hortonworks [4 Certification Exam(s) ]
    Hospitality [2 Certification Exam(s) ]
    HP [750 Certification Exam(s) ]
    HR [4 Certification Exam(s) ]
    HRCI [1 Certification Exam(s) ]
    Huawei [21 Certification Exam(s) ]
    Hyperion [10 Certification Exam(s) ]
    IAAP [1 Certification Exam(s) ]
    IAHCSMM [1 Certification Exam(s) ]
    IBM [1532 Certification Exam(s) ]
    IBQH [1 Certification Exam(s) ]
    ICAI [1 Certification Exam(s) ]
    ICDL [6 Certification Exam(s) ]
    IEEE [1 Certification Exam(s) ]
    IELTS [1 Certification Exam(s) ]
    IFPUG [1 Certification Exam(s) ]
    IIA [3 Certification Exam(s) ]
    IIBA [2 Certification Exam(s) ]
    IISFA [1 Certification Exam(s) ]
    Intel [2 Certification Exam(s) ]
    IQN [1 Certification Exam(s) ]
    IRS [1 Certification Exam(s) ]
    ISA [1 Certification Exam(s) ]
    ISACA [4 Certification Exam(s) ]
    ISC2 [6 Certification Exam(s) ]
    ISEB [24 Certification Exam(s) ]
    Isilon [4 Certification Exam(s) ]
    ISM [6 Certification Exam(s) ]
    iSQI [7 Certification Exam(s) ]
    ITEC [1 Certification Exam(s) ]
    Juniper [64 Certification Exam(s) ]
    LEED [1 Certification Exam(s) ]
    Legato [5 Certification Exam(s) ]
    Liferay [1 Certification Exam(s) ]
    Logical-Operations [1 Certification Exam(s) ]
    Lotus [66 Certification Exam(s) ]
    LPI [24 Certification Exam(s) ]
    LSI [3 Certification Exam(s) ]
    Magento [3 Certification Exam(s) ]
    Maintenance [2 Certification Exam(s) ]
    McAfee [8 Certification Exam(s) ]
    McData [3 Certification Exam(s) ]
    Medical [69 Certification Exam(s) ]
    Microsoft [374 Certification Exam(s) ]
    Mile2 [3 Certification Exam(s) ]
    Military [1 Certification Exam(s) ]
    Misc [1 Certification Exam(s) ]
    Motorola [7 Certification Exam(s) ]
    mySQL [4 Certification Exam(s) ]
    NBSTSA [1 Certification Exam(s) ]
    NCEES [2 Certification Exam(s) ]
    NCIDQ [1 Certification Exam(s) ]
    NCLEX [2 Certification Exam(s) ]
    Network-General [12 Certification Exam(s) ]
    NetworkAppliance [39 Certification Exam(s) ]
    NI [1 Certification Exam(s) ]
    NIELIT [1 Certification Exam(s) ]
    Nokia [6 Certification Exam(s) ]
    Nortel [130 Certification Exam(s) ]
    Novell [37 Certification Exam(s) ]
    OMG [10 Certification Exam(s) ]
    Oracle [279 Certification Exam(s) ]
    P&C [2 Certification Exam(s) ]
    Palo-Alto [4 Certification Exam(s) ]
    PARCC [1 Certification Exam(s) ]
    PayPal [1 Certification Exam(s) ]
    Pegasystems [12 Certification Exam(s) ]
    PEOPLECERT [4 Certification Exam(s) ]
    PMI [15 Certification Exam(s) ]
    Polycom [2 Certification Exam(s) ]
    PostgreSQL-CE [1 Certification Exam(s) ]
    Prince2 [6 Certification Exam(s) ]
    PRMIA [1 Certification Exam(s) ]
    PsychCorp [1 Certification Exam(s) ]
    PTCB [2 Certification Exam(s) ]
    QAI [1 Certification Exam(s) ]
    QlikView [1 Certification Exam(s) ]
    Quality-Assurance [7 Certification Exam(s) ]
    RACC [1 Certification Exam(s) ]
    Real-Estate [1 Certification Exam(s) ]
    RedHat [8 Certification Exam(s) ]
    RES [5 Certification Exam(s) ]
    Riverbed [8 Certification Exam(s) ]
    RSA [15 Certification Exam(s) ]
    Sair [8 Certification Exam(s) ]
    Salesforce [5 Certification Exam(s) ]
    SANS [1 Certification Exam(s) ]
    SAP [98 Certification Exam(s) ]
    SASInstitute [15 Certification Exam(s) ]
    SAT [1 Certification Exam(s) ]
    SCO [10 Certification Exam(s) ]
    SCP [6 Certification Exam(s) ]
    SDI [3 Certification Exam(s) ]
    See-Beyond [1 Certification Exam(s) ]
    Siemens [1 Certification Exam(s) ]
    Snia [7 Certification Exam(s) ]
    SOA [15 Certification Exam(s) ]
    Social-Work-Board [4 Certification Exam(s) ]
    SpringSource [1 Certification Exam(s) ]
    SUN [63 Certification Exam(s) ]
    SUSE [1 Certification Exam(s) ]
    Sybase [17 Certification Exam(s) ]
    Symantec [134 Certification Exam(s) ]
    Teacher-Certification [4 Certification Exam(s) ]
    The-Open-Group [8 Certification Exam(s) ]
    TIA [3 Certification Exam(s) ]
    Tibco [18 Certification Exam(s) ]
    Trainers [3 Certification Exam(s) ]
    Trend [1 Certification Exam(s) ]
    TruSecure [1 Certification Exam(s) ]
    USMLE [1 Certification Exam(s) ]
    VCE [6 Certification Exam(s) ]
    Veeam [2 Certification Exam(s) ]
    Veritas [33 Certification Exam(s) ]
    Vmware [58 Certification Exam(s) ]
    Wonderlic [2 Certification Exam(s) ]
    Worldatwork [2 Certification Exam(s) ]
    XML-Master [3 Certification Exam(s) ]
    Zend [6 Certification Exam(s) ]





    References :


    Dropmark : http://killexams.dropmark.com/367904/11883636
    Wordpress : http://wp.me/p7SJ6L-1Vw
    Dropmark-Text : http://killexams.dropmark.com/367904/12846743
    Blogspot : http://killexamsbraindump.blogspot.com/2017/12/free-pass4sure-000-086-question-bank.html
    RSS Feed : http://feeds.feedburner.com/killexams/zMbj
    Box.net : https://app.box.com/s/3pvw7f0di2hyu8t7a7p2ejevtydzv21h






    Back to Main Page

    www.pass4surez.com | www.killcerts.com | www.search4exams.com